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(57) 	 ABSTRACT 
A detector array and method for making the detector array. 
The detector array includes a substrate including a plurality of 
trenches formed therein, and a plurality of collectors electri-
cally isolated from each other, formed on the walls of the 
trenches, and configured to collect charged particles incident 
on respective ones of the collectors and to output from the 
collectors signals indicative of charged particle collection. In 
the detector array, adjacent ones of the plurality of trenches 
are disposed in a staggered configuration relative to one 
another. The method forms in a substrate a plurality of 
trenches across a surface of the substrate such that adjacent 
ones of the trenches are in a staggered sequence relative to one 
another, forms in the plurality of trenches a plurality of col-
lectors, and connects a plurality of electrodes respectively to 
the collectors. 
52 Claims, 12 Drawing Sheets 
https://ntrs.nasa.gov/search.jsp?R=20150003365 2019-08-31T11:40:24+00:00Z
Readout Circuitry 
10 	 40 
/ 20 
30 
U.S. Patent 	 Oct. 21 9  2014 	 Sheet 1 of 12 	 US 8,866,081 B2 
FIGURE 1A 
Charge particle s 
24 
U.S. Patent 	 Oct. 21 9  2014 	 Sheet 2 of 12 	 US 8,866,081 B2 
FIGURE 1B 
FIGURE 2 
•= C u 
f'' -5000 A Si0 2 	 PA-C 
~'' low pSi Tff 
Si DRIE 	 ion milling 
(b) 	 (d) 
U.S. Patent 	 Oct. 21 9  2014 	 Sheet 3 of 12 	 US 8 ,866,081 B2 
FIGURE 3 
PA-C 
(c) 	 via to pad 
dry film 
hotoresist 
.-- Copper 
/! 	 electrical 
(e) 	 contact to 
~ 7,, 	 fanout metal 
I ; 
U.S. Patent 	 Oct. 21 9  2014 	 Sheet 4 of 12 	 US 8,866,081 B2 
FIGURE 4 
FIGURE 5 
!8} ibl 
 
1 
 
I c; 
U.S. Patent 	 Oct. 21 9  2014 	 Sheet 5 of 12 	 US 8 ,866,081 B2 
FIGURE 6 
45 
t = 0.5 µm model 
40 
	
EP IM 	
t = 1.0 µm model 
Li 35 
a) 30 
U C 
ca 25 
~U 
Q 20 
(Cf 
U 15 
10 
8 
° 
° ° 
O 
0/1  
° t (measured) = 0.58 µm 
o t (measured) = 1.09 µm 
0.25 	 0.50 	 0.75 
	
1.00 
Cup Area (mm2 ) 
U.S. Patent 	 Oct. 21 9  2014 	 Sheet 6 of 12 	 US 8 ,866,081 B2 
FIG. 7A 12 
> 10 
$ N 
0) 
ca 6 
>
o F:~ _  - - - - - - - - - - - - - - 4 .................................................................. 2 .—.—.—.—.—._.—.—.—.—.—._ FIG.7B 0 
.-~ 
100 	 200 	 300 	 400 	 500 
m Time (ms) 
60- ~ ...._ _ 
"• 
50 .... ,. 	 . ... 	 ... 
CU 40 
Cn Cn 
0 
30 j 
0 100 	 200 	 300 	 400 	 500 
Time (ms) 
Cup Size in µm (Width x Length x Depth) 
15 x 1000 x 50 	 — — 15 x 1000 x 100 
......•• 25 x 2000 x 100 	 — • — 25 x 4000 x 100 
820 
U.S. Patent 	 Oct. 21 9  2014 	 Sheet 7 of 12 	 US 8,866,081 B2 
FIG. 8 
810 
/-\,j 
FORM IN A SUBSTRATE A PLURALITY OF TRENCHES 
ACROSS THE SUBSTRATE SUCH THAT ADJACENT 
ONES OF THE TRENCHES ARE IN A STAGGERED 
SEQUENCE RELATIVE TO ONE ANOTHER 
FORM IN THE PLURALITY OF TRENCEHS A PLURALITY OF 
COLLECTORS 
CONNECT A PLURALITY OF ELECTRODES 
RESPECTIVELY TO THE COLLECTORS 
830 
110 
X16 Ion Collector 112 
U.S. Patent 	 Oct. 21 9  2014 	 Sheet 8 of 12 	 US 8,866,081 B2 
FIGURE 9A 
110 
112 
FIGURE 9B 
14 
R 
U.S. Patent 	 Oct. 21 9  2014 	 Sheet 9 of 12 	 US 8,866,081 B2 
FIGURE 10 
U.S. Patent 	 Oct. 21 9  2014 	 Sheet 10 of 12 	 US 8 ,866,081 B2 
FIGURE IIA 
Polysilicon 	 Sacrificial Oxide 
~~~ ----- 	 Silicon Dioxide 
Silicon 
j MEMS release & Carbon Nanotube growth 
Figure 1111 
144 
U.S. Patent 	 Oct. 21 9  2014 	 Sheet 11 of 12 	 US 8,866,081 B2 
Figure 11C 
144 	 11A 	 1 A 	 1 14 
U.S. Patent 	 Oct. 21 9  2014 	 Sheet 12 of 12 	 US 8,866,081 B2 
Figure 12 
200 
20\ 	 208 
202 
204 
US 8,866,081 B2 
HIGH DENSITY FARADAY CUP ARRAY OR 
OTHER OPEN TRENCH STRUCTURES AND 
METHOD OF MANUFACTURE THEREOF 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH 
The U.S. Government has a paid-up license in this inven-
tion and the right in limited circumstances to require the 
patent owner to license others on reasonable terms as pro-
vided forby terms of Contract NNL-04-AA21 A from NASA. 
CROSS REFERENCE TO RELATED 
APPLICATIONS 
This application is related to U.S. Application Ser. No. 
61/036,851, filed on Mar. 14, 2008, entitled "FARADAY 
CUP ARRAY INTEGRATED WITH A READOUT IC AND 
METHOD OF MANUFACTURE THEREOF", the entire 
contents of which are incorporated herein by reference. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
This invention is related to a charged particle detector and 
methods for fabricating and using the electron detector. 
2. Description of the Related Art 
In general, a Faraday cup is regarded as a simple detector of 
charged particle beams. A faraday cup typically includes an 
inner cup concentrically located within a grounded outer cup. 
Faraday cups are known for their large dynamic range and 
ability to function in a wide range of environments, including 
atmospheric pressure. Well designed and shielded Faraday 
cups have been reported to measure currents down to 10 -15  A, 
corresponding to 104 charged particles per second. While 
electron multipliers are more sensitive, Faraday cup detectors 
provide quantitative charge measurements with high preci-
sion and stable performance. For instance, electron multipli-
ers are susceptible to degradation over time due to sputtering 
of the electron conversion material, and the gain of these 
detectors can vary depending on the mass of the impending 
ions. 
Faraday cup arrays designed for use in a mass spectrometer 
have been previously built which included an array of MOS 
capacitors formed on the interior of high aspect ratio deep 
etched trenches in n-type silicon. In those designs, the silicon 
between each cup served to electrically shield cups from their 
neighbors, enabling low signal cross-talk. Linear arrays of 64, 
128 and 256 cups at pitches of 150 µm and 250 µm have been 
fabricated. The width spacing between the cups was typically 
limited to 50 µm. Detector arrays have been fabricated where 
for ion detection metal strip electrodes or MOS capacitors 
were used. 
The following references all of which are incorporated in 
their entirety by reference describe this work and other back-
ground work. 
1. D. Bassi, in: G. Scoles (Ed.), Atomic and Molecular 
Beam Methods, vol. 1, Oxford University Press, New 
York, 1988, PP. 180-192 (Chapter 8). 
2. A. K. Knight, R. P. Sperline, G. M. Hieftje, E. Young, C 
J. Barinaga, D. W. Koppenaal, M. B. Denton, The devel-
opment of a micro-Faraday array for ion detection, Int. J. 
Mass Spectrom. 215 (2002) 13 1-139. 
3. R. B. Darling. A. A. Scheidemann, K. N. Bhat, T.-C. 
Chen, Micromachined Faraday cup 10 array using deep 
reactive ion etching, Sens. Actuators. A 95 (2002) 84-93. 
2 
4. A. A. Scheidemann, R. B. Darling, F. J. Schumacher, A. 
Isakharov, Faraday cup detector array with electronic 
multiplexing for multichannel mass spectrometry, J. 
Vac. Sci. Technol. A 20(3) (2002) 597-604. 
5 	 5. K. Birkinshaw. Mass spectrum measurement using a 
one-dimensional focal plane detector, Int. J. Mass Spec-
trom. 215 (2002) 195-209. 
6. D. Nevejans, E. Neefs, S. Kavadias, P. Merken, C Van 
Hoof The LEDA5 12 integrated 20 circuit anode array 
10 	 for the analog recording of mass spectra, Tnt. J. Mass 
Spectrom. 215 (2002) 77-87. 
7. M. P. Sirtha and M. Wadsworth, Miniature focal plane 
mass spectrometer with 1000-pixel modified-CCD 
15 detector array for direct ion measurement, Rev. Sci. 
Instrum. 76 (2005) 25 025103. 
S. D. W. Koppenaal, C. J. Barinaga, M. B. Denton, R. P. 
Sperline, G. M. Hiefije, G. D. Schilling, F. J. Andrade, J. 
H. Barnes, MS Detectors, Anal. Chem. 77(2 1) (2005) 
20 	 418A-427A. 
9. K. Birkinshaw, Deconvolution of mass spectra measured 
with a non-uniform detector array to give accurate ion 
abundances, J. Mass Spectrom. 38 (2003) 206-210. 
10. G. A. Eiceman, J. A. Stone, Ion Mobility Spectrometers 
25 	 in National Defense, Anal. Chem. 76(21) (2004) 390A- 
397A. 
11. J. Petinarides, M. T. Griffm, R. A. Miller, E. G. Naz-
arov, A. D. Bashall, Implementation of a new technology 
for point detection," Chemical and Biological Sensing 
30 VI, ed. P. J. Gardner, Proc. SPIE Vol. 5795 (SPIE, Bell-
ingham, Wash., 2005). 
12. C. A. Bower, D. Malta, D. Temple, J. E. Robinson, P. R. 
Coffinan, M. R. Skokan, T. B. Welch, High density ver-
tical interconnects for 3-D integration of silicon inte- 
35 grated circuits, 56th Electronic Components and Tech-
nology Conf. Proc., San Diego, Calif. May 30-Jun. 2, 
2006. 
13. W. F. Beach, C. Lee, D. R. Bassett, T. M. Austin, R. 
Olson, "Xylylene Polymers", Encyclopedia of Polymer 
40 Science and Engineering, 2' ed. (Wiley, New York, 
1989), Vol. 17, p. 990-1025. 
14. J. F. McDonald, H. T. Lin, H. J. Greub, R. A. Philhower, 
S. Dabral, Techniques for 50 fabrication of wafer scale 
interconnections in multichip packages, IEEE Trans. 
45 Comp., Hybrids, Manuf. Technol., 12(2) (1989) 195-
205. 
15. A. C. Adams, C. D. Capio, The deposition of silicon 
dioxide films at reduced pressure, J. Electrochem. Soc., 
126(6) (1979) 1042-1046. 
50 	 16. K. H. Dietz, Dry Film Photoresist Processing Technol- 
ogy, (Electrochemical Publications, 5 Ltd., Isle of Man, 
British Isles, 2001). 
17. J. A. T. Norman, B. A. Muratore, P. N. Dyer, D. A. 
Roberts, A. K. Hochberg, L. H. Dubois, A net metal- 
55 organic chemical vapor deposition process for selective 
copper metallization, Mater. Sci. Eng., B 17 (1993), 
87-92. 
18. U.S. Pat. No. 6,847,036. 
19. R. B. Darling, A. A. Scheidemann, K. N. Bhat. T.-C. 
60 	 Chen, Micromachined Faraday cup array 15 using deep 
reactive ion etching, Sens. Actuators, A 95 (2002) 84-93. 
20. A. A. Scheidemann, R. B. Darling, F. J. Schumacher, A. 
Isakharov, Faraday cup detector array with electronic 
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22. C. Dong and G. R. Myneni, Appl. Phys. Lett. 84, 5443 
	
FIG. 1B is a schematic illustration of a three-dimensional 
(2004). 	 model of a 1 x16 Faraday cup array according to one embodi- 
23. I.-M. Choi and S.-Y. Woo, Appl. Phys. Lett. 87, 173104 	 ment of the invention; 
(2005). 	 FIG. 2 is a process flow schematic for the Faraday cup 
24. C. Dong and G. R. Myneni, J. Vac. Sci. Technol. A 17, 5 fabrication according to one embodiment of the invention; 
2026 (1999). 	 FIG. 3 is a schematic illustration showing top-views (left 
25. B. R. Chalamala, R. H. Reuss, and K. A. Dean, Appl. 	 hand side) and cross-sectional views (right hand side) depict- 
Phys. Lett. 79, 2648 (2001). 	 ing one method of the invention for fabricating electrical 
26. C. Bower, W. Zhu, D. Shalom, D. Lopez, L. H. Chen, P. 	 contact to a high aspect ratio deep trench cup of the invention; 
L. Gammel, and S. Jin, Appl. Phys. Lett. 80, 3820 10 	 FIG. 4A is a SEM micrograph showing a Faraday cup array 
(2002). 	 according to one embodiment of the invention following an 
27. C. Bower, D. Shalom, W. Zhu, D. Lopez, G. P. Kochan- 	 ion mill process; 
	
ski, P. L. Gammel, and S. Jin, IEEE Trans. Electron 	 FIG. 4B is a higher magnification SEM micrograph show- 
Devices 49, 1478 (2002). 	 ing how the dry film photoresist "tents" across the cup accord- 
28. J. Carter, A. Cowen, B. Hardy, R. Mahadevan, M. 15 ing to one embodiment of the invention; 
	
Stonefield, and S. Wilcenski, The PolyMUMPS Design 	 FIG. 4C is an optical top-view micrograph showing a por- 
	
Handbook, MEMSCAP Inc., Durham, N.C., 2005 
	
tion of the Faraday cup array according to one embodiment of 
	
(available at http://www.memscap.com/mumps/docu- 	 the invention following ion milling and removal of the dry 
ments/PolyMUMPs.DR.vI I .pdf). 	 film photoresist 
29. H. Cui, O. Zhou, and B. R. Stoner, J. Appl. Phys. 88, 20 	 FIG. 4D is a SEM micrograph showing a completed cup- 
6072 (2000). 	 to-metal trace electrical interconnection according to one 
30. C. Bower, O. Zhou, W. Zhu, D. J. Werder, and S. Jin, 	 embodiment of the invention; 
Appl. Phys. Lett. 77, 2767 (2000). 	 FIG. 5A is a cross-sectional SEM micrograph of Faraday 
cup array according to one embodiment of the invention; 
SUMMARY 	 25 FIG. 5B is a higher magnification SEM micrograph show- 
ing a Ti/Au suppressor grid and conformal parylene and Cu 
	
In one embodiment of the invention, there is provided a 	 films; 
	
detector array, including a substrate having a plurality of 
	
FIG. 5C is a cross-sectional SEM micrograph of a Faraday 
	
trenches formed therein, and a plurality of collectors electri- 	 cup array, according to one embodiment of the invention, 
cally isolated from each other, formed on the walls of the 30 showing 25 µm wide cups on a 30 µm pitch, a 83% fill factor; 
	
trenches. The collectors are configured to collect charged 
	
FIG. 5D is a higher magnification cross sectional SEM 
	
particles incident on respective ones of the collectors and to 	 micrograph of the Faraday cup array of FIG. 5C; 
	
output from the collectors signals indicative of charged par- 	 FIG. 6 is a schematic showing measured capacitance val- 
	
ticle collection. Adjacent ones of the plurality of trenches are 	 ues versus cup area in the cup geometries according to the 
disposed in a staggered configuration relative to one another. 35 invention; 
	
In one embodiment of the invention, there is provided a 	 FIG. 7A is a schematic showing voltage responses for 
	
method for making a detector array. The method forms in a 	 various cup geometries according to the invention; 
	
substrate a plurality of trenches across a surface of the sub- 	 FIG. 7B is a schematic showing theoretical cross-talk 
	
strate suchthat adjacent ones of the trenches are in a staggered 	 rejection (VC2/VI3) as a function of time following the charg- 
sequence relative to one another, forms in the plurality of 40 ing due to an incident ion beam in the cup geometries accord- 
	
trenches a plurality of collectors, and connects a plurality of 
	
ing to the invention; 
electrodes respectively to the collectors. 	 FIG. 8 is a flowchart depicting according to one embodi- 
	
In one embodiment of the invention, there is provided a 	 ment of the invention a process for making a detector array; 
	
system for collecting charged particles. The system includes 	 FIG. 9A is a schematic of a triode electron source for one 
a detector array configured to collect charged particles. The 45 embodiment of the invention; 
	
detector array includes a substrate having a plurality of col- 	 FIG. 9B is a schematic of an ion source using the triode 
	
lectors electrically isolated from each other, formed on the 	 configuration of FIG. 9A; 
	
walls of trenches in the substrate, and configured to collect 	 FIG. 10 is a SEM micrograph of an electron impact ion 
	
charge particles incident on respective ones of the collectors 	 source for one embodiment of the invention; 
and to output from the collectors signals indicative of charged 50 	 FIG. 11A is a schematic illustrating a process according to 
	
particle collection. In the detector array, adjacent ones of the 	 one embodiment of the present invention to fabricate the 
	
plurality of trenches disposed in a staggered configuration 	 exemplary microtriode ion source of FIG. 10. 
relative to one another. 	 FIG. 11B is an optical micrograph showing a top view of 
It is to be understood that both the foregoing general the exemplary microtriode ion source depicted in FIG. 10, 
description of the invention and the following detailed 55 prior to release of the anode, cathode, and grid from the 
description are exemplary, but are not restrictive of the inven-  underlying silicon substrate; 
tion. 	 FIG. 11C is an electron micrograph of the exemplary 
microtriode ion source depicted in FIG. 10; and 
BRIEF DESCRIPTION OF THE DRAWINGS 	 FIG. 12 is a schematic of an integrated ion source and 
60 detector array according to one embodiment of the invention. 
Amore complete appreciation of the invention and many of 
	
the attendant advantages thereof will be readily obtained as 	 DETAILED DESCRIPTION OF THE INVENTION 
the same becomes better understood by reference to the fol- 
	
lowing detailed description when considered in connection 	 The invention is directed to the microfabrication of Fara- 
with the accompanying drawings, wherein: 	 65 day cup arrays for use as a charged particle or photon detec- 
	
FIG. 1A is a schematic showing one embodiment of the 	 tion device. The detector device in one embodiment of the 
	
invention of a system for charged particle orphoton detection; 	 invention includes an array of microfabricated Faraday cups, 
US 8,866,081 B2 
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where each microfabricated Faraday cup acts as an electri- 	 thereon with time. In various embodiments, the charged par- 
cally shielded collector of charged particles (electrons or 	 ticle source can include an ion source or an electron source or 
ions). 	 a combination thereof. In various embodiments, the charged 
Referring now to the drawings, wherein like reference 	 particle source can include a hot filament, a microwave 
numerals designate identical or corresponding parts through-  5 plasma, or other ion sources known in the art which provide 
out the several views, FIG. lA shows one embodiment of the 	 an ion into a detector region. In one embodiment, the charged 
invention of a system 10 for charged particle or photon detec- 	 particle source can include an electron-injector material or a 
tion. The system 10 of FIG. lA includes a detector array 20 	 photosensitive material disposed in a vicinity of the collec- 
including a substrate 22 having a plurality of collectors 24 	 tors, which emits an electron (or electrons) as a charged 
formed in the substrate 22 and disposed in sequence across a i o particle or as charged particles upon receiving light or x-ray or 
surface of the substrate 22. FIG. lA shows trenches 26 
	
high energy particle thereon. For example, the collectors 24 
formed in the substrate to accommodate the collectors 24. As 	 shown in FIG. lA could themselves contain a coating of 
discussedbelow, invarious embodiments of the invention, the 	 photosensitive material or electron injector material. Accord- 
trenches are disposed in a staggered configuration (as shown 	 ingly, the detector array 10 can be a part of a Faraday cup 
here and below) and have high aspect ratios. The detector 15 array, a magnetic sector field detector, a detector in scanning 
array 20 includes a plurality of electrodes 28 connected 	 or transmission electron microscope, a charged particle 
respectively to the collectors. For the sake of simplicity only 	 detector, an x-ray detector, a photon detector, and/or a chemi- 
one electrode 28 is shown in FIG. 1A. 	 cal sensor. 
The trenches 26 can have widths ranging from 5 µm to 100 
	
In those embodiments, the detector array 20 serves as a 
µm, and can have lengths up to 10 mm. The trenches 26 can 20 positional sensor regarding individual collector currents in 
have an aspect ratio ranging from 4:1 to 12:1. The collectors 	 time and in position. For example, in a magnetic sector field 
as a group can occupy more than 80%, 90%, or 95% of a 	 detector, ions emitted from an ion source can be directed in a 
surface of the substrate 22. The trenches 26 can form a set of 
	
direction transverse to the longitudinal axis of the elongated 
position sensitive detectors. A substrate wall between the 	 collectors 24 and can be introduced into a magnetic field 
trenches can have a thickness less than 50 µm. As a result, the 25 sector. In the magnetic field sector, the ions will travel along 
trenches 26 can form a set of high density position sensitive 	 trajectories in the magnetic field which depend on their 
detectors. In one embodiment, as discussed in more detail 	 charge/mass ratio. Lower charge to mass ions are curved the 
below, the collectors 24 have an isolation resistance between 	 most and will arrive a position along the detector array which 
adjacent ones of the collectors greater than 1 x10 10 SZ. This is 	 for example is closer to the charged particle source than a 
accomplished in one embodiment of the invention by the use so higher charge to mass ions. The higher charge to mass ions 
of an underlying insulator under the collectors 24 (to be 	 will be incident on and then collected on for example those 
discussed in more detail below). The underlying insulator in 	 collectors farther from the charged particle source. Similarly, 
turn permits the substrate for example to be a low resistivity 	 in a detector in scanning or transmission electron microscope, 
material (such as Si at 10 19 or 1020CM 3 dopant concentra- 	 the detector array also serves as a positional sensor regarding 
tions or higher) which forms a well defined ground plane for 35 individual collector currents intime and inposition. Electrons 
detector array 20. 	 from the imaging optics are deflected according to their 
The collectors 24 can be made of any conductive material 
	
kinetic energy such that lower energy electrons will be more 
including for example copper, aluminum, gold, platinum, and 	 substantially deflected than higher energy electrons. Here, the 
tungsten or combinations thereof. Besides the collectors, 	 lower energy electrons will be incident on and then collected 
FIG. lA shows a metal layer 30 patterned on the substrate 22 40 on for example those collectors closest to the charged particle 
disposed in a vicinity of the collectors 24. FIG. lA also shows 	 source. In optical dispersion devices, light will be diffracted 
an interconnect 32 connecting the electrodes 28 respectively 	 at different angles depending on the wavelength. Lights of 
to the plurality of collectors 24. In one embodiment, the 	 different wavelengths will be incident on different regions of 
electrodes 28 are in turn connected to (or otherwise in com- 	 the detector array 20. If an electron or charge emitting mate- 
munication with) a readout circuitry 40 for measuring the 45 rial on nearby or a part of the collectors, then the electrons or 
charge collected in each cup over time (integrated) or as a 	 charge generated will be locally collected at nearby collec- 
function of time (instantaneous). The readout circuitry 40 in 	 tors. 
one embodiment can be included on another chip separate 	 Further, the readout circuitry 40 can collect and process the 
from the chip carrying the detector array 20. In one embodi- 	 charge collection information or signals from individual ones 
ment, the metal layer 30 serves as a ground reference and/or 50 of the collectors 24, not only in a time coordinate (as dis- 
a suppression grid for the detector array 20. 	 cussed above) but also in a spatial coordinate for position 
For example, a suppressor grid can be used in various 	 sensitive information, such as for example in the magnetic 
embodiments to prevent secondary emission from the cup. A 	 sector field detector described above where the respective 
suppressor grid is a metal trace that weaves between the 	 positions of the individual collectors 24 would be represen- 
Faraday cup collectors. A bias voltage can be applied to the 55 tative of different masses. The readout circuitry 40 can be 
suppressor grid (for example by readout circuitry 40) to pre- 	 connected to a microprocessor, memory, and a digital I/O port 
vent the escape of secondary electrons generated inside the 	 capable of generating control voltages sufficient to commu- 
cup. The suppressor grid can also serve as an energy filter for 	 nicate and activate the collectors 24 and the various metal 
incoming charged particles. The metal layer 30 can also be 	 layers on the substrate surface. Moreover, the readout cir- 
used to generate a ground plane surrounding the interconnect 60 cuitry 40 by way of the microprocessor connection may 
lines 32. The ground plane reduces the crosstalk between 	 exchange information to those outside the system 10. The 
adjacent interconnect lines. 	 microprocessor (not shown in FIG. 1A) can include computer 
The system 10 of FIG. lA in one embodiment can also 	 readable medium containing program instructions for execu- 
include or be connected to a charged particle source 50 which 	 tion to process the data in a temporal and/or spatially inte- 
directs charged particles to the detector array 20 where the 65 grated or instantaneous manner. The microprocessor may be 
charged particles are collected by the collectors 24 which act 	 implemented as a general-purpose computer system that per- 
as individual electrodes monitoring the charge accumulation 	 forms a portion or all of the microprocessor based processing 
US 8,866,081 B2 
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steps of the invention in response to executing one or more 
sequences of one or more instructions contained in a memory. 
Such instructions may be read into memory from another 
computer readable medium, such as a hard disk or a remov-
able media drive. 5 
The microprocessor can include at least one computer 
readable medium or memory, such as the controller memory, 
for holding instructions programmed according to the teach-
ings of the invention and for containing data structures, 
tables, records, or other data that may be necessary to imple- io 
ment the invention. Examples of computer readable media are 
compact discs, hard disks, floppy disks, tape, magneto-opti-
cal disks, PROMS (EPROM, EEPROM, flash EPROM), 
DRAM, SRAM, SDRAM, or any other magnetic medium, 
compact discs (e.g., CD-ROM), or any other optical medium, 15 
punch cards, paper tape, or other physical medium with pat-
terns of holes, a carrier wave, or any other medium from 
which a computer can read. 
In one embodiment of the invention, the Faraday cup arrays 
are made of one-dimensional or elongated Faraday cups. A 20 
variety of cup geometries which can be fabricated ranging in 
width from 15 µm to 45 µm and having lengths up to 4 mm. 
Larger ranges can be made with the same process. A reason-
able minimum width would be 5 µm although there are no 
substantial restrictions on the minimum width. Furthermore, 25 
the cup depth-to-width aspect ratios can exceed 8:1 using 
deep reactive ion etching technology. In some embodiments, 
thin silicon membranes between adjacent cups are less than 5 
µm wide and 100 µm tall. 
In one embodiment of the invention, the Faraday cup arrays 30 
are produced by a novel method which microfabricates fine-
pitch linear or two dimensional arrays of the collectors 24. 
FIG. 1B is a schematic illustration of a three-dimensional 
model of a 1 x16 Faraday cup array according to one embodi-
ment of the invention. In FIG. 113, the cup design variables 35 
are: cup length L, cup depth D, cup width W, and cup-to-cup 
spacing S. The model shows the cups are arranged in a stag-
gered layout to achieve higher cup density while maintaining 
a constant cup geometry. The uniformity of the cup-to-cup 
geometry permits quantitative ion measurements across the 40 
array. 
FIG. 2 is a process flow schematic for the Faraday cup 
fabrication, according to one embodiment of the invention. 
This or a similar process flow can be used to fabricate a 
detector array that has both high resolution (small cups) and 45 
large fill factor (small dead space between cups). As shown in 
FIG. 2, trenches are etched in this example in a silicon sub-
strate using deep reactive ion etching (DRIE). See FIGS. 2a to 
2b. Then, a conformal insulator (e.g., parylene C) is vapor 
deposited into the trench to serve as electrical insulation. See 50 
FIGS. 2b to 2c. The conformal insulator (as detailed below) is 
in one embodiment patterned to expose underlying metal 
interconnect layer(s). Afterwards, as shown in FIG. 2c, a 
conformal collector electrode layer (such as for example Cu) 
is deposited for example by using metal-organic chemical 55 
vapor deposition (MOCVD). Copper as a collector electrode 
material is discussed below, but other metals and silicides (or 
combinations thereof) could be used for the collector elec-
trode. The conformal layer fills the trenches and connects 
through the hole in the conformal insulator to the metal inter- 60 
connect layer. The copper also deposits on the top surface of 
the substrate between the trenches. This copper on the top 
surface (which would electrically short adjacent collector 
cups) is removed from the top surface of the wafer by argon 
ion milling, as shown in FIG. 2d. 65 
In one embodiment of the invention, the fabrication of a 
functional cup array includes forming an interconnect by  
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leaving a tab of copper extending from the cup onto the wafer 
surface and connecting to the pre-existing metal interconnect 
trace. The numbers for the described device and the described 
processes below used to make an exemplary Faraday cup 
array are provide here for an illustrative teaching and do not 
necessarily limit the invention. 
In more detail, a 5000 A thermal S'0 2 layer was formed on 
boron-doped p-type 100 mm <100> silicon wafers with low 
resistivity (<0.005 Ohm-cm). A metal trace for connecting 
between the to-be-formed Faraday cups and bond pads on the 
periphery of the die was fabricated using electron beam 
evaporation of Ti (500 A) and An (5000 A) with a photoresist 
"lift-off' process to generate the interconnection trace pattern 
on the surface of the substrate. 
In one embodiment of the invention, the metal traces which 
connect to perimeter bonding pads were first patterned 
because the feature sizes for routing a large number of cups 
require the use of standard spin-on photoresist. Standard spin-
on photoresist procedures cannot be used after deep trenches 
are etched into the substrate. Afterwards, cup lithography was 
performed using a positive photoresist. The thermal S'0 2 
layer on the substrate was etched using reactive ion etching 
(RIE) prior to etching of the silicon trenches. A standard 
silicon deep reactive ion etch (DRIE) process using for 
example an inductively coupled plasma reactor forms 
trenches of aspect ratios (D/W) from 1:1 to 30:1. Trenches in 
the range of 4:1 to 12:1 are prototypical of the invention. 
Next, a conformal insulator (e.g. parylene) was vapor 
deposited to a target thickness. Two separate insulator thick-
nesses (5800 A and 10,900 A) of parylene have been demon-
strated as suitable for the invention. Parylene-C (PA-C) was 
chosen for the cup insulator because it is known to make very 
conformal, uniformly thick and pin-hole free films even in 
high aspect ratio features. The cup insulator could also be 
fabricated by chemical vapor deposition of tetraethylortho-
silicate (TEOS) which leads to conformal films of silicon 
dioxide. Following deposition of the conformal insulator, the 
conformal insulator was patterned to expose the metal inter-
connection layer. 
A laminate dry film photoresist designed for advanced 
electronic packaging applications (e.g., Dupont MX5000 
series) was usedto patternvias inthe conformal insulator. The 
laminate dry film photoresist "tents" or "spans" across the 
deep etched Faraday cup trenches and does not damage the 
thin high aspect-ratio silicon membrane that exists between 
the trenches. An adhesion promotion layer (e.g., a sputtered 
Ti (500 A)/Cu (1000 A) layer) was applied before the lami-
nate in order to increase the adhesion of the laminate dry film 
to the substrate. 
Deposition of a metal such as copper formed the cup metal 
and electrically connected the Faraday cup to the metal inter-
connection trace. In order to ensure good contact to the under-
lying An trace, a seed layer (e.g. a Ti (500 A)/Cu (1000 A) 
seed layer) was sputtered or otherwise deposited on the sub-
strate following an argon back-sputter process to clean the Au 
pad. Next, a conformal layer of copper (e.g, 4000 A Cu layer) 
was deposited by metal organic chemical vapor deposition 
(MOCVD) using for example hexafluoroacetylacetonate 
copper(I) trimethylvinylsilane, Cu(HFAC)(TMVS) as a Cu 
precursor at 200° C. and 1 Torr. Cu(HFAC)(TMVS) as a Cu 
precursor is commercially sold by CupraSelectTM, Air Prod-
ucts and Chemicals, Inc. 
FIG. 3 is a schematic illustration showing a top-view and a 
cross-sectional view depicting one method of the invention 
for fabricating electrical contact to a high aspect ratio deep 
trench cup. In particular, FIG. 3 depicts (a) electron-beam 
evaporation and "lift-off' patterning of a Ti (1000 A)/Au 
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(1000 A) trace; (b) DRIE of Si to form the high aspect ratio 
trench that will become the Faraday cup; (c) deposition of the 
conformal insulator, and then a dry film lithography sequence 
to open a via through the parylene using an oxygen RIE 
process to expose the An metal pad; (d) conformal deposition 
of MOCVD copper followed by another dry film lithography 
sequence where the subsequent dry film (or the second dry 
film laminate photoresist) "tents" across the edge of the cup; 
and (e) removal of copper on the top surface of the wafer with 
an angled argon ion mill process followed by an oxygen RIE 
step to remove surface parylene in between the cups and to 
expose the wire-bond pads. 
FIGS. 4A-413 are a series of micrographs. FIG. 4A is a 
SEM micrograph showing a Faraday cup array according to 
one embodiment of the invention following an ion mill pro-
cess. The raised features are the second dry film laminate 
photoresist. FIG. 4B is a higher magnification SEM micro-
graph showing how the dry film photoresist "tents" across the 
cup. FIG. 4C is an optical top-view micrograph showing a 
portion of the Faraday cup array following ion milling and 
removal of the dry film photoresist. FIG. 4C is a SEM micro-
graph of the completed cup-to-electrical interconnection. 
Argon ion milling can be performed for example at a 30° 
angle to remove the surface copper without damaging the 
copper in the cups. Other angles of incidence and inert gas 
ions are suitable for the invention. The small "tented" block of 
dry laminate film resist protects the portion of the copper that 
makes contact to the An underlying pad during the ion mill-
ing. Because the minimum feature size for the dry film pho-
toresist (typically 15 µm lines and spaces) is larger than the 
desired array pitch, the size of the copper connection tabs can 
limit the array spacing and therefore the fill factor. This limi-
tation was overcome by arranging the cups in a staggered 
pattern as illustrated in FIG. 4. 
Accordingly, Faraday cup arrays were fabricated with cup 
widths ranging from 15 to 45 µm, cup lengths from 1 to 4 mm, 
and cup-to-cup spacings from 5 to 25 µm. FIG. 5 shows 
representative cross-sectional SEM micrographs of the Fara-
day cups according to one embodiment of the invention. In 
this example, the cup depth d was 100 µm, the cup width w 
was 25 µm, and the cup-to-cup spacing was 25 µm. From 
these cross sectional images, it is seen that the DRIE process 
in this embodiment provides for a slightly reentrant profile, 
leading to slightly larger cup widths at the base of the cups 
relative to the top. Using such a DRIE process, the minimum 
cup-to-cup spacing would be a few microns. 
In addition to the geometrical variations, as discussed 
above, the trace metal layer in one embodiment of the inven-
tion forms integrated ground planes and/or suppressor grids 
on some of the devices. A ground plane serves to reduce the 
cup-to-cup capacitance of the traces. A suppressor grid is a 
metal trace which weaves between the Faraday cups. A bias 
voltage can be applied to the suppressor grid to prevent the 
escape of secondary electrons generated inside the cup and 
can also serve as an energy filter for incoming charged par-
ticles. Suppressor grid lines 20 µm in width are visible 
between the cups in FIGS. 5A and 5B. In one embodiment of 
the invention, since the trace metal layer, including ground 
and suppressor features, is patterned on the substrate prior to 
deep cup fabrication, dimensions less than 5 µm are achiev-
able. 
While not limited to a specific theory, the microfabricated 
Faraday cup arrays of the invention are measured and mod-
eled as described hereinafter to provide a better understand-
ing of how various embodiments of the invention function 
and how feature size impacts such function. The microfabri-
cated Faraday cup arrays were characterized with a combi- 
10 
nation of theoretical analysis and measurement. For the theo-
retical analysis a circuit model was implemented in LTspice/ 
SwitcherCAD III v2.18 (Linear Technology Corporation). A 
three-cup circuit model was created with the cups modeled as 
5 simple capacitors with a parallel resistance to account for the 
cup-to-ground leakage. The model also includes cup-to-cup 
resistance and capacitance to enable an estimation of cross-
talk between adjacent cups. A current source was used to 
simulate ion current. The cup-to-ground capacitance value 
10 
was modeled as 
C  _ POK(2Ld + 2dw + LW) 
e 
15 
where K is the dielectric constant, L, w, and d are the cup 
length, width, and depth, respectively, and t is the dielectric 
thickness. The dielectric constant (K) for parylene is 3.10 at 1 
20 kHz. The cup-to-cup capacitance was modeled using the fol-
lowing equation for a two-wire line: 
7r_-0
C ln( 
25 	
2x/t)' 
where t is the copper thickness and x is the distance between 
cups. The bodies of the cups are shielded from each other by 
the grounded low-resistivity silicon. Therefore, top exposed 
30 edges of copper are the main contributors to the cup-to-cup 
capacitance. The device design allows the creation of a 
ground plane between the traces to minimize the impact of the 
routing traces on the cup-to-cup capacitance. Traces are the 
metal lines that connect the cups to bond pads on the die 
35 periphery. In the device layout, adjacent cups are routed on 
different sides of the die. Therefore, the cross-talk due to the 
routing traces is not seen between adjacent cups, butbetween 
cups that are two positions apart. 
The cup-to-ground capacitance values were measured with 
4o a 4285 precision LCR meter (Agilent Technologies Inc.) with 
a IV, 1 kHz signal using metal probe tips to contact the bond 
pads. For cup-to-ground measurements, a low resistance con-
tact was made to the substrate using colloidal silver. Parallel 
resistance (RP) values were above the 100 MQ measurable 
45 limit while the dissipation factor was typically below 0.03. 
The measured capacitance values versus cup area are shown 
in FIG. 7. The modeled data takes into account the additional 
capacitance from the wire bond pad and trace. The cup-to-
ground capacitance of the wire bond pad and trace were 
50 measured on a die without cups, and the added capacitance 
was typically around 10 pF. The cup-to-cup capacitance was 
not large enough to be accurately measured with the LCR 
meter. 
Leakage resistance was measured with a S4200 Parametric 
55 Test System (Keithley Instruments Inc.) configured with a 
pre-amplifier for low-current measurement capability. Cur-
rent was measured in response to a voltage sweep of 1-5V. 
Measured cup-to-ground resistance values ranged from 
3x10 11  to 3x10 12  Q which corresponds to an average resis- 
60 tivity for the parylene of approximately 5x10 13 Q-cm. Mea-
sured values for cup-to-cup resistance values ranged from 
1 x10 12 to 3x1012Q but actual values may be higher as these 
numbers are approaching the limits of the measurement capa-
bility. 
65 	 The charge collection performance of the cups was simu- 
lated with the Spice model. For these simulations, the cup- 
to-cup spacing and resistances were held constant at 15 µm 
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and 5x10 12 62, respectively. The geometry dependent cup-to- 	 atmospheric pressure and detecting chemical agents based on 
ground leakage resistors (Rl, R2, and R3) were calculated 	 ion mobility and differential ion mobility detectors. U.S. Pat. 
using the measured parylene resistivity. Theoretical values 	 No. 6,809,313 (whose contents are incorporated herein by 
were used for all capacitances based on the cup geometry 	 reference) describes the use of metal strip electrodes, not true 
using the previously described capacitance models. FIG. 7A 5 Faraday cups, for chemical sensors. In one embodiment of the 
shows the voltage (V C2) in response to a 1 pA, 50 ms input 	 invention, the denser spacing of Faraday cups in the arrays of 
current pulse for various cup geometries. The ability of the 	 the invention as compared to previous Faraday cup arrays 
cups to hold charge is primarily dependent on the cup-to- 	 provides for improved accuracy and efficiency for use in 
ground leakage. The simulation shows that there is a very 	 chemical sensors and in ion mobility and differential ion 
slow decay of cup voltage with the leakage levels achieved in io mobility detectors. 
the fabricated devices. 	 Accordingly, in one embodiment of the invention, there is 
FIG. 7B shows the theoretical cross-talk rejection (V C2/ 	 provided a system for charged particle detection. The system 
VC3) as a function of time following the charging due to an 	 includes a detector array configured to collect charged par- 
incident ion beam. The cross-talk is time dependent because 	 ticles. The detector array includes (as discussed in detail 
there is a delay in the charging of the neighboring cups related 15 above) a substrate including a plurality of trenches formed 
to the RC time constants in the device. Therefore, the highest 	 therein, a plurality of collectors electrically isolated from 
cross-talk rejection is achieved by reading and clearing the 	 each other. The collectors formed on the walls of the trenches 
cups quickly. The cross-talk between adjacent cups is depen- 	 are configured to collect charge particles incident on respec- 
dent on both the actual value of the cup-to-ground capaci- 	 tive ones of the collectors. Adjacent ones of the plurality of 
tance and on the ratio between the cup-to-ground capacitance 20 trenches are disposed in a staggered configuration relative to 
and the cup-to-cup capacitance. Cross-talk is also dependent 	 one another, although in other embodiments the staggered 
on leakage resistance, but with the leakage levels achieved in 	 configuration is optional, and the elongated trenches may be 
the fabricated devices, the capacitance effects dominate the 	 aligned or arbitrarily positioned. The system can include a 
crosstalk performance. 	 charged particle source (e.g., an ion source or an electron 
Thus, it can be understood that the invention in one 25 source) for the generation of charged particles. 
embodiment provides a method for making a novel detector 	 In one embodiment, the charge particle source can be an 
array. FIG. 8 is a flowchart depicting a process for making the 	 electron source 102 or ion source 104 fabricated on a silicon 
detector array. At 810, a plurality of trenches is formed in a 	 substrate and utilizing for example a carbon nanotube field 
substrate across a surface of the substrate such that adjacent 	 emission electron source including as shown in FIGS. 9A and 
ones of the trenches are in a staggered sequence relative to one 30 9B a cathode with aligned carbon nanotubes, a control grid, 
another. At 820, a plurality of collectors is formed in the 	 and an collector or extraction electrode. The collector elec- 
plurality of trenches. At 830, a plurality of electrodes is 	 trode will be discussed below as the collector electrode per- 
formed connected respectively to the collectors. 	 mits one to build and test an ion source before utilizing such 
At 810, the trenches can be formed by DRIE of silicon. The 	 a source as a free-standing or integrated part of a detector 
trenches can have widths ranging from 5 µm to 100 µm and 35 array. The extraction electrode which contains a grid or slit 
lengths up to 10 mm. Accordingly, the trenches can have an 	 will be used to provide a bias so as to extract ions from an 
aspect ratio ranging from 4:1 to 12:1. The trenches can 	 ionization region after the control grid. FIG. 9A is a schematic 
occupy more than 80%, 90%, or 95% of a surface of the 	 of a triode configuration for one embodiment of the invention 
substrate. At least two of the trenches can be separated by a 	 for an electron source 102. FIG. 9B is a schematic of an 
wall having a thickness less than 50µm, or less than 10 µm or 40 electron-impact ion source 104 using the triode configuration 
less than 5 µm in various embodiments of the invention. At 	 of FIG. 9A. FIG. 10 is a SEM micrograph of a triode that can 
least two of the trenches can have a pitch separation of less 	 be operated as an electron source or an electron-impact ion 
than 100 µm, or less than 50µm or less than 10 µm in various 	 source. 
embodiments of the invention. 	 The generation of gas phase ions by electron impact is a 
At 820, the collectors can be formed on an aluminum 45 common technique in the fields of mass spectrometry and 
metal, a copper metal, and/or a metal silicide. At 830, a trace 	 vacuum science. In mass spectrometry, electron-impact 
metal layer can be patterned on the substrate between and 	 sources ionize gas phase analytes priorto mass separation and 
around the plurality of collectors. The metal layer can func- 	 ion detection. In vacuum science, ion vacuum gauges, 
tion as a ground reference and/or a suppression grid for the 	 residual gas analyzers, and He leak detectors all operate using 
detector array. Further, an interconnect can be formed con-  50 electron-impact ionization. Thermionic cathodes are reliable 
necting the metal layer respectively to the plurality of collec- 	 and effective for many applications; however, the power con- 
tors, and a readout circuit can be connected to the metal layer 	 sumption associated with heating these cathodes is a major 
for reading signals from respective ones of the plurality of 
	
limitation in developing miniature field-portable ion sources. 
collectors. 	 In many emerging applications such as field-portable mass 
Faraday cups or similar detectors have also been used prior 55 spectrometers; the power required to heat the thermionic 
to the invention as detectors in traditional magnetic sector 	 electron source could exceed the combined power require- 
mass analyzers. The Faraday cup serves as a single point ion 	 ments of all other system components. Therefore, field emis- 
detector and the magnetic field is scanned to collect particles 	 sion cold cathodes which nominally operate at room tempera- 
of different mass. A detector arrays allows for simultaneous 	 ture are attractive for some electron-impact applications. 
collection of all masses, leading to a more efficient detector. 60 Workers have evaluated a number of cold cathode materials 
In one embodiment of the invention, the denser spacing of 
	
including for example diamond-coated silicon whiskers for 
Faraday cups in the array as compared to previous arrays 	 application in an ion trap mass spectrometer, carbon nano- 
provides improved accuracy and efficiency for example in ion 	 tubes (CNTs) and molybdenum tips as an electron source in 
detector arrays in spectrometers, including spectrometers for 	 vacuum ion gauges, and integrated field emitters for electron- 
isotope abundance measurements. 	 65 impact ionization inside field emission displays. Additional 
Faraday cups or similar collectors have also been used 
	
benefits of field emission sources are the fast turn on and the 
prior to the invention as chemical sensors working close to 	 ability to run in a pulsed mode. Thermionic technology does 
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not readily scale down to microdevices, while field emission 
devices are naturally microscale and have the potential to 
generate larger emitted current densities. 
FIG. 9A depicts a vacuum triode device with both the grid 
and the anode biased positively with respect to the grounded 5 
cathode to provide an electron source 102. FIG. 9B illustrates 
one embodiment of how electron-impact ionization can be 
utilized with the same device to serve as an ion source 104. A 
positively biased grid affects the field emission of electrons 
from the cathode 112. Some percentage of the emitted elec- io 
trons passes through the grid apertures 110 into the region 
between the grid and the negatively biased ion collector 116. 
The electrons are decelerated by the collector bias and ulti-
mately deflected back towards the grid 110 if the collector 
voltage is large enough. If an electron-impact ionization event 15 
occurs in this region between the grid 110 and the collector 
116, the positively charged ion will be accelerated towards the 
collector electrode. The collector electrode 116 may contain 
a grid or a slit that enables these ions to pass through for 
example to a detector array of the invention. If an electron- 20 
impact event occurs in the region between the cathode 112 
and grid 110, the generated ion will be accelerated into the 
cathode, possibly damaging the electron emitters. 
One illustrative fabrication process by which the ion source 
of FIG. 10 can be made is described below. More details of the 25 
fabrication and the characterization are found in Bower et al, 
"On-chip electron-impact ion source using carbon nanotube 
field emitters," Applied Physics Letters 90, 124102 (2007) 
published online Mar. 20, 2007, the entire contents of which 
are incorporated herein by reference. 30 
As described therein, polycrystalline silicon structures that 
form the device electrodes were initially formed parallel with 
the substrate surface and embedded in highly doped silicon 
dioxide. A MEMS foundry such as for example MEMSCAP 
Inc., Durham, N.C. was used for fabrication of the ion source. 35 
After the MEMS fabrication, the sacrificial silicon dioxide 
was etched in hydrofluoric acid to release the electrode pan-
els. The catalyst for CNT growth, in this example 50 of iron, 
was selectively evaporated onto the cathode using an inte-
grated shadow mask. The CNTs were grown using micro- 40 
wave plasma chemical vapor deposition with ammonia/meth-
ane gas chemistry. Electron microscopy revealed multi-
walled CNTs with an average diameter of approximately 30 
nun. The CNT length was controlled by varying the growth 
time. After CNT deposition, the panels were manually rotated 45 
and locked in place normal to the substrate using a tongue-
in-groove MEMS technique. The device was mounted and 
wire bonded to a ceramic board for testing. The specific 
device characterized here has a cathode-to-grid spacing of 50 
µm before CNT deposition, a cathode-to-grid spacing of 30 50 
µm after CNT deposition, and a grid-to-collector spacing of 
280 µm. The cathode produced was a 70x70 µm 2 panel and 
the grid produced was a 3x3 array of 20x20 µm 2 apertures, 
with a 2.5 µm grid wire. With this configuration, the electric 
fields required to generate 1 nA and 1 µA of electron current 55 
were 5 and 6 V/µm, respectively. These devices were rou-
tinely capable of generating field emitted electron current in 
excess of 50 µA. 
A better understanding of the configuration, the fabrica-
tion, and the testing results for the triode ion source described 60 
above will be had with reference to the following more 
detailed discussion. FIG. 9A is a schematic diagram of one 
embodiment of the triode of the invention, where V g is the 
applied grid voltage, Va is the anode voltage, and I a is the 
measured anode current. According to one embodiment of the 65 
present invention, the ion source 104 ionizes molecules using 
either electron impact ionization or field ionization. In the 
electron impact ionization source of FIG. 913, the grid elec-
trode 110 is biased positively with respect to the cathode 
electrode 112 to cause electron emission. Electrons gain 
kinetic energy based on this voltage and can impact ionize 
analyte ions in the gas in the vicinity of the grid electrode 110. 
By way of contrast, in a field ionization source (which the 
invention can utilize as well and which FIG. 9A can be con-
sidered a diagram for provided the biases on the cathode and 
anode elements were reversed), the grid electrode 110 is 
biased negatively with respect to the cathode electrode 112. 
The negative voltage does not promote electron emission but 
rather generates a high electric field (for example about the 
carbon nanotubes 114 shown in FIG. 10 (and FIG. 11C) that 
can field ionize analyte species in the vicinity of the grid 
electrode 110. 
FIG. 11A depicts a process to fabricate an exemplary on-
chip vacuum microtriode that can be used to implement ion 
source 104. In this illustrative, non-limiting process, a silicon 
dioxide layer 128 is thermally grown on a silicon substrate 
130 serving as a support of the ion source 104 and the ion 
collector 106. After which various layers of a sacrificial oxide 
132 are deposited using for example plasma enhanced chemi-
cal vapor deposition. In this illustrative process, a first sacri-
ficial oxide layer can be deposited, after which the first sac-
rificial oxide layer is patterned to form holes 134 expo sing the 
underlying silicon dioxide. Polysilicon layer 136 can be 
deposited using plasma enhanced chemical vapor deposition 
to cover the first sacrificial oxide layer and fill the holes 134 
with polysilicon. The polysilicon layer 136 is patterned to 
form the structures shown in FIG. 11B including the grid 
pattern denoted in FIG. 11B and the tapered pattern on the 
anode electrode 142. A second sacrificial oxide layer can then 
be deposited over the entire structure. After which, both sac-
rificial oxide layers are removed to release the polysilicon 
structures. 
Carbon nanotubes 114 can then be formed on for example 
the cathode electrode 144 shown in FIG. 11B, using the 
techniques for carbon nanotube growth as discussed above. 
Afterwards, the polysilicon panels can be rotated and locked 
into place, producing the structure shown in FIG. 11C. 
During ionization testing of the triode of FIG. 10, a quan-
titative measure of the electron current (I e) that passes into the 
ionization volume is unavailable because all of the emitted 
electrons are eventually captured by the grid. However, the 
measured grid current (1 g) should be proportional to the elec-
tron current (I j during electron-impact ionization (I goLl j. In 
a He atmosphere, the emitted electron current (measured at 
both 10-5 Torr and 50 mTorr) did not exhibit a strong depen-
dence on gas pressure. The ion current did increase as He 
chamber pressure increased, as expected from electron-im-
pact theory. At the chamber base pressure the measured ion 
collector current is less than 10 pA, while at a pressure of 50 
mTorr the ion current approaches 100 nA, representing four 
orders of magnitude change. The ion current began to saturate 
as the grid voltage was increased. Other gasses such as Ar and 
Xe also showed similar performance, with these larger gasses 
exhibiting larger ratios of collector current to grid current. 
These results show the viability of this on-chip ion source 
as an ion source for a system utilizing the Faraday cup arrays 
of the invention. 
FIG. 12 is a schematic of an integrated ion source and 
detector array according to one embodiment of the invention. 
In this embodiment, an ion source such as ion source 104 is 
formed on a portion of substrate 202 removed from the 
trenches and collectors. Alternatively, the ion source 104 
could be attached to a portion of substrate 202 removed from 
the trenches and collectors. FIG. 12 depicts a detector array 
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200 including substrate 202 having a plurality of trenches 204 
formed therein and disposed for example in sequence across 
a surface of substrate 202. 
A plurality of collectors (not explicitly shown in this depic-
tion) are disposed in the trenches 204. The collectors as in the 
other embodiments can collect charged particles incident on 
respective ones of the collectors and to output from the col-
lectors signals indicative of charged particle collection. As 
shown in FIG. 12, the integrated ion source 206 is fabricated 
on a portion of the substrate removed from the trenches 204. 
The ion source by way of grids 208 can direct ions across 
the detector array 200. For example, a magnetic field sector 
(not shown as the magnetic field lines permeate the structure 
shown in FIG. 12) can deflect the ions along different trajec-
tories to impinge the ions on different ones of the collectors 
depending on a charge-to-mass ratio of the ions. 
Ion source 206 can include an electrode (e.g., a cathode) 
including a carbon nanotube as shown in FIG. 11C. The 
carbon nanotube can be disposed on an electrode support 
spacing the carbon nanotube a distance above a surface of the 
substrate. The electrode as in other embodiments can be con-
figured to field ionize or electron impact ionize a gas phase 
analyte in a vicinity of the electrode. Grids 208 in ion source 
206 can be configured to be an acceleration grid directing ions 
across the detector array 200. Ion source 206 can be config-
ured as in other embodiments to generate ion beams by selec-
tively using electron impact ionization or direct field ioniza-
tion. 
Numerous modifications and variations of the invention 
are possible in light of the above teachings. It is therefore to be 
understood that within the scope of the appended claims, the 
invention may be practiced otherwise than as specifically 
described herein. 
The invention claimed is: 
1. A detector array comprising: 
• substrate including a plurality of trenches formed therein; 
• plurality of collectors electrically isolated from each 
other, formed on walls of the trenches, and configured to 
collect charged particles incident on respective ones of 
the collectors and to output from said collectors signals 
indicative of charged particle collection; 
adjacent ones of said plurality of trenches disposed in a 
staggered configuration relative to one another; 
contact electrodes connected to respective ones of the col- 
lectors at outermost ends of the collectors; 
said contact electrodes having a width larger than a width 
of the collectors; and 
adjacent ones of said contact electrodes disposed offset 
from each other in a longitudinal direction of the collec-
tors in order to reduce a spacing between adjacent col-
lectors while avoiding electrical shorting of said adja-
cent ones of the contact electrodes. 
2. The array of claim 1, further comprising: 
lead lines extending from the collector contact electrodes 
to a periphery of the substrate to provide said signal 
indicative of said charged particle collection to readout 
circuitry for collection and processing of said signals 
indicative of charged particle collection. 
3. The array of claim 1, wherein the trenches comprise 
widths ranging from 5 µm to 100 µm and having lengths up to 
10 mm. 
4. The array of claim 1, wherein the trenches comprise an 
aspect ratio ranging from 4:1 to 12:1. 
5. The array of claim 1, wherein the plurality of collectors 
occupies more than 80% of a surface of the substrate. 
6. The array of claim 1, wherein the plurality of collectors 
occupies more than 90% of a surface of the substrate. 
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7. The array of claim 1, wherein the plurality of collectors 
occupies more than 95% of a surface of the substrate. 
8. The array of claim 1, wherein the collectors comprise an 
array of position sensitive detectors. 
5 	 9. The array of claim 1, wherein the collectors comprise at 
least one of copper, aluminum, gold, platinum, and tungsten. 
10. The array of claim 1, further comprising: 
a metal layer patterned on the substrate disposed in a vicin-
ity of the collectors. 
l0 	 11. The array of claim 10, further comprising an intercon- 
nect connecting the metal layer respectively to the plurality of 
collectors. 
12. The array of claim 10, wherein the metal layer includes 
15 at least one of a ground reference and a suppression grid for 
the detector array. 
13. The array of claim 1, further comprising: 
an electron-injector material disposed in a vicinity of the 
collectors and configured to emit an electron as the 
20 	 charged particle upon receiving light or x-ray thereon. 
14. The array of claim 1, wherein a substrate wall between 
the trenches has a thickness less than 50 µm. 
15. The array of claim 1, wherein the collectors have an 
isolation resistance between adjacent ones of the collectors 
25 greater than Ix10' 0 Q 
16. The array of claim 1, wherein the plurality of collectors 
comprise a component of at least one of a Faraday cup array, 
a detector for a magnetic sector field detector, detectors in 
scanning or transmission electron microscope, a charged par- 
30 ticle detector, an x-ray detector, a photon detector, and a 
detector in an ion mobility spectrometer. 
17. A method for making a detector array, comprising: 
forming in a substrate a plurality of trenches across a sur- 
35 	 face of the substrate such that adjacent ones of the 
trenches are in a staggered sequence relative to one 
another; 
forming in the plurality of trenches a plurality of collectors; 
connecting a plurality of electrodes respectively to the 
40 	 collectors; and 
patterning a metal layer on the substrate in a vicinity of the 
collectors, 
wherein patterning comprises: 
forming contact electrodes connected to respective ones of 
45 the collectors at outermost ends of the collectors, said 
contact electrodes having a width larger than a width of 
the collectors. 
18. The method of claim 17, further comprising: 
forming, with an ion mill process, the plurality of trenches; 
50 	 and 
utilizing a dry film photoresist spanning across one ormore 
the trenches to protect conductive electrode materials 
from the ion mill process forming the trenches. 
19. The method of claim 18, further comprising: 
55 	 utilizing a laminate photoresist to pattern electrical con- 
nections on the substrate for connection to the collectors. 
20. The method of claim 18, wherein forming the trenches 
comprises: 
etching the trenches using a deep reactive ion etch. 
60 21. The method of claim 18, wherein forming the trenches 
comprises: 
forming said trenches having widths ranging from 5 µm to 
100 µm and lengths up to 10 mm. 
22. The method of claim 18, wherein forming the trenches 
65 comprises: 
forming said trenches having an aspect ratio of depth to 
width ranging from 4:1 to 12:1. 
US 8,866,081 B2 
17 
23. The method of claim 18, wherein forming the trenches 
comprises: 
forming said trenches to occupy more than 80% of a sur-
face of the substrate. 
24. The method of claim 18, wherein forming the trenches 
comprises: 
forming said trenches to occupy more than 90% of a sur-
face of the substrate. 
25. The method of claim 18, wherein forming the trenches 
comprises: 
forming said trenches to occupy more than 95% of a sur-
face of the substrate. 
26. The method of claim 18, wherein forming the trenches 
comprises: 
leaving a substrate wall between the trenches of a thickness 
less than 50 µm. 
27. The method of claim 18, wherein forming the collectors 
comprises: 
forming collectors of at least one of copper, aluminum, 
gold, platinum, and tungsten. 
28. The method of claim 18, further comprising: 
patterning a metal layer on the substrate in a vicinity of the 
collectors. 
29. The method of claim 28, further comprising: 
forming an interconnect connecting the metal layerrespec-
tively to the plurality of collectors. 
30. The method of claim 17, wherein forming contact 
electrodes comprises: 
forming the contact electrodes such that adjacent ones of 
said contact electrodes are disposed offset from each 
other in a longitudinal direction of the collectors in order 
to reduce a spacing between adjacent collectors while 
avoiding electrical shorting of said adjacent ones of the 
contact electrodes. 
31. A system for charged particle detection, comprising: 
a detector array configured to collect charged particles; 
said detector array including, 
a substrate including a plurality of trenches formed therein; 
a plurality of collectors electrically isolated from each 
other, formed on walls of the trenches, and configured to 
collect charged particles incident on respective ones of 
the collectors and to output from said collectors signals 
indicative of charged particle collection, 
adjacent ones of said plurality of trenches disposed in a 
staggered configuration relative to one another; 
contact electrodes connected to respective ones of the col- 
lectors at outermost ends of the collectors; 
said contact electrodes having a width larger than a width 
of the collectors; and 
adjacent ones of said contact electrodes disposed offset 
from each other in a longitudinal direction of the collec-
tors in order to reduce a spacing between adjacent col-
lectors while avoiding electrical shorting of said adja-
cent ones of the contact electrodes. 
32. The system of claim 31, further comprising: 
a charged particle source including at least one of an ion 
source and an electron source. 
33. The system of claim 31, further comprising: 
an electron-injector material disposed in the plurality of 
trenches and configured to emit an electron upon receiv-
ing a high energy particle thereon. 
34. The system of claim 31, wherein the plurality of col-
lectors comprise a component of at least one of a Faraday cup 
array, a magnetic sector field detector, detectors in a scanning 
or transmission electron microscope, a charged particle 
detector, an x-ray detector, a photon detector, and a chemical 
sensor. 
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35. A detector array comprising: 
a substrate including a plurality of elongated trenches 
formed in the substrate and disposed in sequence across 
a surface of the substrate; 
5 	 a plurality of collectors disposed in the elongated trenches, 
said collectors configured to collect charged particles 
incident on respective ones of the collectors and to out-
put from said collectors signals indicative of charged 
particle collection; 
l0 	
a wall membrane of the substrate separating the elongated 
trenches by a distance less than 50 µm; 
contact electrodes connected to respective ones of the col-
lectors at outermost ends of the collectors; 
15 	 said contact electrodes having a width larger than a width 
of the collectors; and 
adjacent ones of said contact electrodes disposed offset 
from each other in a longitudinal direction of the collec-
tors in order to reduce a spacing between adjacent col- 
20 	 lectors while avoiding electrical shorting of said adja- 
cent ones of the contact electrodes. 
36. The array of claim 35, wherein said distance is less than 
10 µm. 
37. The array of claim 35, wherein said distance is less than 
25 5 µm. 
38. The array of claim 35, wherein said elongated trenches 
have widths ranging from 5 µm to 100 µm and have lengths up 
to 10 mm. 
39. The array of claim 35, wherein said elongated trenches 
so have an aspect ratio of depth to width ranging from 4:1 to 
12:1. 
40. A detector array comprising: 
a substrate including a plurality of elongated trenches 
formed in the substrate and disposed in sequence across 
35 	 a surface of the substrate; 
a plurality of collectors disposed in the elongated trenches, 
said collectors configured to collect charged particles 
incident on respective ones of the collectors and to out-
put from said collectors signals indicative of charged 
40 	 particle collection; 
at least two of the elongated trenches separated from each 
other by a pitch of less than 100 µm; 
contact electrodes connected to respective ones of the col-
lectors at outermost ends of the collectors; 
45 	 said contact electrodes having a width larger than a width 
of the collectors; and 
adjacent ones of said contact electrodes disposed offset 
from each other in a longitudinal direction of the collec-
tors in order to reduce a spacing between adjacent col- 
50 	 lectors while avoiding electrical shorting of said adja- 
cent ones of the contact electrodes. 
41. The array of claim 40, wherein said pitch is less than 50 
µm. 
42. The array of claim 40, wherein said pitch is less than 10 
55 µm. 
43. The array of claim 40, wherein said elongated trenches 
have widths ranging from 5 µm to 100 µm and have lengths up 
to 10 mm. 
44. A detector array comprising: 
60 	 a substrate including a plurality of trenches formed in the 
substrate and disposed in sequence across a surface of 
the substrate; 
a plurality of collectors disposed in the trenches, said col-
lectors configured to collect charged particles incident 
65 on respective ones of the collectors and to output from 
said collectors signals indicative of charged particle col-
lection; and 
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an ion source fabricated on a portion of the substrate 
removed from the trenches. 
45. The array of claim 44, wherein the ion source is con-
figured to direct ions across the detector array so as to impinge 
the ions on different ones of the collectors based on respective 5 
charge-to-mass ratios of the ions. 
46. The system of claim 45, further comprising: 
a magnetic field sector configured to deflect the ions along 
different trajectories so as to impinge the ions on differ- 
ent ones of the collectors depending on a charge-to-mass io 
ratio of the ions. 
47. The array of claim 44, wherein the ion source com-
prises at least one electrode. 
48. The array of claim 47, wherein the at least one electrode 
comprises a carbon nanotube disposed on an electrode sup- 15 
port spacing said carbon nanotube a distance above a surface 
of the substrate. 
49. The array of claim 47, wherein the at least one electrode 
is configured to field ionize or electron impact ionize a gas 
phase analyte in a vicinity of the electrode. 	 20 
50. The array of claim 44, wherein the ion source com-
prises at least one acceleration grid configured to direct ions 
across the detector array. 
51. The array of claim 44, wherein the ion source com-
prises at least one of an electron impact ionization source and 25 
a field ionization source. 
52. The array of claim 51, wherein the ion source is con-
figured to generate ion beams by selectively using electron 
impact ionization or direct field ionization. 
* * * * * 	 30 
